View SY89851U10_6538748.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

sy89851u low power, 3ghz, 1:2 lvpecl fanout buffer/translator with interna l termination july 2005 m9999 -0712 05 hbwhelp@micrel.com or (408) 955 - 1690 precision edge is a registered trademark of micrel, inc. general description the sy89851u is a low jitter, low skew, high - speed 1:2 differential fanout buffer optimized for precision telecom and enterprise server distribution applications. the sy89851u distributes clock frequencies from dc to >3ghz, and data r ates to 2.5gbps guaranteed over temperature and voltage. the sy89851u differential input includes micrel's unique, 3 - pin input termination architecture that directly interfaces to any differential signal (ac - or dc- coupled) as small as 100mv (200mvpp) with out any level shifting or termination resistor networks in the signal path. the outputs are 800mv, 100k - compatible lvpecl with extremely fast rise/fall time guaranteed to be less than 180ps. the sy89851u operates from a 2.5v 5% or 3.3v 10% supply and is guaranteed over the full industrial temperature range of ? 40c to +85c. the sy89851u is part of micrel's high - speed, precision edge ? product line. all support documentation can be found on micrel's web site at www.micrel.com. functional block diagram precision edge ? features ? precision 1:2, 800mv lvpecl fanout buffer ? low power consumption: 80mw typ. (2.5v) ? guaranteed ac performance over temperature and voltage: ? dc to >3ghz clock throughput ? <340ps propagation delay ? <180ps rise/fall time ? <20ps output - to - output skew ? ultra - low jitter design: ? <1ps rms random jitter ? <10ps pp deterministic jitter ? <10ps pp total jitter (clock) ? unique, patented input termination and vt pin accepts dc - and ac - coupled inputs (cml, lvpecl, lvds) ? 100k lvpecl - compatible outputs ? power supply 2.5v 5% or 3.3v 10% ? ? 40c to +85c industrial temperature range ? available in 16 - pin (3mm x 3mm) qfn package applications ? all sonet and gige clock distribution ? fibre channel applications ? backplane distribution ? high - end, l ow skew, multiprocessor synchronous clock distribution
micrel, inc. sy89851u july 2005 m9999- 071205 hbwhelp@micrel.com or (408) 955 - 1690 2 ordering information (1) part number package type operating range package marking lead finish sy89851umg qfn -16 industrial 851u with pb - free bar - line indicator pb - free nipdau sy89851umgtr (2) qfn -16 industrial 851u with pb - free bar - line indicator pb - free nipdau notes: 1. contact factory for die availability. dice are guaranteed at t a = 25c, dc electricals only. 2. tape and reel. pin configuration 16- pin qfn
micrel, inc. sy89851u july 2005 m9999- 071205 hbwhelp@micrel.com or (408) 955 - 1690 3 pin description pi n number pin name pin function 1,4 in, /in differential inputs: this input pair is the differential signal input to the device. inputs accept ac - or dc - coupled signals as small as 100mv (200mv pp ). each pin terminates to a v t pin through 50 ?. note that these inputs will default to an indeterminate state if left open. please refer to the "input interface applications" section for more details. 2 vt input termination center - tap: each side of the differential input pair termina tes to a v t pin. the v t pins provide a center - tap to a termination network for maximum interface flexibility. see ?input interface applications? section for more details. 3 vref -ac reference voltage: this output biases to v cc ? 1.2v. it is used when ac - co upling the inputs (in, /in). for ac - coupled applications, connect v ref - ac to the v t pin and bypass with a 0.01f low esr capacitor to v cc . maximum sink/source current is 1.5ma. see ?input interface applications? section for more details. 5,8,13,16 vcc positive power supply: bypass with 0.1 f//0.01 f low esr capacitors and place as close to each v cc pin as possible. 12,11 9,10 q0, /q0, q1, /q1 differential outputs: these 100k lvpecl - compatible output pairs are the precision, low skew copies of the inp uts. unused output pairs may be left open. terminate with 50 ? to v cc ? 2v. see ?lvpecl output interface application? section for more details. 6,7,14,15 gnd, exposed pad ground. gnd and exposed pad must both be connected to the same ground plane.
micrel, inc. sy89851u july 2005 m9999- 071205 hbwhelp@micrel.com or (408) 955 - 1690 4 absolute maximum ratings (1) supply voltage (v cc ) .......................... ? 0.5v t o +4.0v input voltage (in, /in) ............................. ? 0.5v to v cc lvpecl output current (i out ) continuous ............................................... 50ma surge ...................................................... 100ma termination current source or sink current on v t .................. 100ma v ref-ac current source or sink current ............................... 2ma input current source or sink current on in, /i n .............. 50ma lead temperature (soldering, 20sec.) ........... +260c storage temperature (t s ) .................. ? 65c to 150c operating ratings (2) supply voltage (v cc ) .................. +2.375v to +2.625v ...................................................... +3.0v to +3.6v ambient temperature (t a ) ................ ? 40c to +85c package thermal resistance (3) qfn ( ja ) still - air ..................................................... 60c/w qfn ( jb ) junction - to - board .................................... 33c/w dc electrical characteristics (4) ta = ? 40c to +85c, unless otherwise stated. symbol parameter condition min typ max units v cc power supply 2.375 2.5 2.625 v 3.0 3.3 3.6 v i cc power suppl y current no load, max. v cc 32 45 ma r in single - ended input resistance (in -to -v t ) 45 50 55 ? r diff_in differential input resistance (in -to - /in) 90 100 110 ? v ih input high voltage (in, /in) note 5 v cc ? 1.6 v cc v v il input low voltage (in, /in) 0 v ih - 0.1 v v in input voltage swing (in, /in) see figure 1a. 0.1 1.7 v v diff_in differential input voltage swing |in - /in| see figure 1b. 0.2 v v t_in in -to -v t (in, /in) 1.28 v v ref - ac output reference voltage v cc ? 1.3 v cc ? 1.2 v cc ? 1.1 v notes: 1 . permanent device damage may occur if the absolute maximum ratings are exceeded. this is a stress rating only and fun c tional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. exposure to absol ute maximum ratings conditions for extended periods may affect device reliability. 2. the data sheet limits are not guaranteed if the device is operated beyond the operating ratings. 3. package thermal resistance assumes exposed pad is soldered (or equival ent) to the devices most negative potential on the pcb. ja and jb values are for a 4 - layer board in still air, unless otherwise stated. 4. the circuit is designed to meet the dc specifications shown in the above table after thermal equilibrium has been established. 5. v ih (min) not lower than 1.2v
micrel, inc. sy89851u july 2005 m9999- 071205 hbwhelp@micrel.com or (408) 955 - 1690 5 100k lvpec l output dc electrical characteristics (6) v cc = 2.5v 5% or 3.3v 10%; t a = ? 40c to + 85c; r l = 50 ? to v cc ? 2v, unless otherwise stated. symbol parameter condition min typ max units v oh output high voltage ( q, /q) v cc ? 1.145 v cc ? 0.895 v v ol output low voltage (q, /q) v cc ? 1.945 v cc ? 1.695 v v out output voltage swing (q, /q) see figure 1a. 550 800 mv v diff_out differential output voltage swing (q, /q) see figure 1b. 1100 1600 mv note: 6. the circuit is designed to meet the dc specifications shown i n the above table after thermal equilibrium has been established.
micrel, inc. sy89851u july 2005 m9999- 071205 hbwhelp@micrel.com or (408) 955 - 1690 6 ac electrical characteristics (7) v cc = 2.5v 5% or 3.3v 10%, r l = 50 ? to v cc ? 2v, v in 100mv (200mv pp ); t a = ? 40c to + 85c, unless otherwise stated. symbol parameter condition min typ max units f max maximum operating frequency nrz data 2.5 3.5 gbps clock 3 4 ghz t pd differential propagation delay in -to -q 140 220 340 ps t pd tempco ' t pd temperature coefficient 130 fs/c t skew output -to - output skew part -to - part skew note 8 note 9 6 20 120 ps ps t jitter data random jitter note 10 1 ps rms deterministic jitter note 11 10 ps pp clock cycle -to - cycle jitter note 12 1 ps rms total jitter note 13 10 ps pp t r , t f output rise/fall time (20% to 80%) at full output swing 50 100 180 ps notes: 7. high - frequency ac - parameters are guaranteed by design and characterization. 8. output -to - outp ut skew is measured between two different outputs under identical input transitions. 9. part -to - part skew is defined for two parts with identical power supply voltages at the same temperature and with no skew of the edges at the respective inputs. 10. rand om jitter is measured with a k28.7 character pattern, measured at 2.5gbps. 11. deterministic jitter is measured at 2.5gbps, with both k28.5 and 2 23 ? 1 prbs pattern. 12. cycle -to - cycle jitter definition: the variation of periods between adjacent cycles, t n ? t n - 1 where t is the time between rising edges of the output signal. 13. total jitter definition: with an ideal clock input of frequency micrel, inc. sy89851u july 2005 m9999- 071205 hbwhelp@micrel.com or (408) 955 - 1690 7 typical operating characteristics v cc = 3.3v, gnd = 0v, v in = 100mv (200mv pp ), r l = 50 ? to v cc ? 2v, t a = 25c, unless otherwise stated.
micrel, inc. sy89851u july 2005 m9999- 071205 hbwhelp@micrel.com or (408) 955 - 1690 8 functional characteristics v cc = 3.3v, gnd = 0v, v in = 100mv (200mv pp ), r l = 50 ? to v cc ? 2v, t a = 25 c, unless otherwise stated.
micrel, inc. sy89851u july 2005 m9999- 071205 hbwhelp@micrel.com or (408) 955 - 1690 9 single- ended and differential swings figure 1a. single - ended voltage swing figure 1b. differential voltage swing timing diagrams input and output stages figure 2a. simplified differential input stage figure 2b. simplified lvpecl output stage
micrel, inc. sy89851u july 2005 m9999- 071205 hbwhelp@micrel.com or (408) 955 - 1690 10 input interface applications figure 3a. lvpecl interface (dc - coupled) figure 3b. lvpecl interface (ac - coupled) optional: may connect v t to v cc figure 3c. cml interface (dc - coupled) fi gure 3d. cml interface (ac - coupled) figure 3e. lvds interface
micrel, inc. sy89851u july 2005 m9999- 071205 hbwhelp@micrel.com or (408) 955 - 1690 11 lvpecl output interface applications lvpecl has high input impedance, very low output (open emitter) impedance, and small signal swing which result in low emi. lvpecl is ideal for dri ving 50? - and 100 ? - controlled impedance transmission lines. there are several techniques for terminating the lvpecl output including: parallel termination - thevenin equivalent, parallel termination (3 - resistor), and ac - coupled termination. unused output pairs may be left floating. however, single - ended outputs must be terminated, or balanced. figure 4a. parallel thevenin - equivalent termination figure 4b. parallel termination (3 - resistor) related product and support documentation part nu mber function data sheet link sy58012u 5ghz, 1:2 lvpecl fanout buffer/translator with internal input termination www.micrel.com/product - info/products/sy58012u.shtml hbw solutions new products and applications www.micrel.com/product - info/products/solutio ns.shtml
micrel, inc. sy89851u july 2005 m9999- 071205 hbwhelp@micrel.com or (408) 955 - 1690 12 package information 16- pin qfn package notes: 1. package meets level 2 moisture sensitivity classification. 2. all parts are dry - packaged before shipment. 3. exposed pad must be soldered to a ground for proper thermal management. micrel, inc. 2180 fortune drive san jose, ca 95131 usa tel +1 (408) 944 - 0800 fax +1 (408) 474 - 1000 web http:/www.micrel.com the information furnished by micrel in this data sheet is believed to be accurate and reliable. however, no responsibility is assumed by micrel for its use. micrel reserves the right to change circuitry and specifications at any time without notification to the customer. micrel products are not designed or authorized for use as components in life support appliances, devices or systems where mal function of a product can reasonably be e xpected to result in personal injury. life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a sig nificant injury to the user. a purchaser?s use or sale of micrel products for use in life support appliances, devices or syst ems is a purchaser?s own risk and purchaser agrees to fully indemnify micrel for any damages resulting from such use or sale. ? 20 05 micrel, incorporated.

▲Up To Search▲

Price & Availability of SY89851U10

	To Download SY89851U10 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .